Facilitating interconnect-based VLSI design
نویسندگان
چکیده
Since interconnect is becoming a limiting constraint for microelectronics technology, VLSI design curricula and supporting CAD tools require significant change. We describe the introduction of Rensselaer’s Interconnect Performance Estimator (RIPE) into a VLSI design class.
منابع مشابه
Comprehensive Evaluation of Crosstalk and Delay Profiles in VLSI Interconnect Structures with Partially Coupled Lines
In this paper, we present a methodology to explore and evaluate the crosstalk noise and the profile of its variations, and the delay of interconnects through investigation of two groups of interconnect structures in nano scale VLSI circuits. The interconnect structures in the first group are considered to be partially coupled identical lines. In this case, by choosing proper values for differen...
متن کاملSpice Compatible Model for Multiple Coupled Nonuniform Transmission Lines Application in Transient Analysis of VLSI Circuits
An SPICE compatible model for multiple coupled nonuniform lossless transmission lines (TL's) is presented. The method of the modeling is based on the steplines approximation of the nonuniform TLs and quasi-TEM assumptions. Using steplines approximation the system of coupled nonuniform TLs is subdivided into arbitrary large number of coupled uniform lines (steplines) with different characteristi...
متن کاملUniversity of California Riverside Process Variation Aware Interconnect Simulation and Optimization in Vlsi Design Iv Abstract of the Dissertation Process Variation Aware Interconnect Simulation and Optimization in Vlsi Design
OF THE DISSERTATION Process Variation Aware Interconnect Simulation and Optimization in VLSI Design
متن کاملAn Optimization Algorithm Based on Grid-graphs for Minimizing Interconnect Delay in Vlsi Layout Design
In this paper, we describe a routing optimization algorithm based on grid-graphs for application in a deep-submicron VLSI layout design. The proposed algorithm, named S-RABILA (for Simultaneous Routing and Buffer Insertion with Look-Ahead), constructs a maze routing path, simultaneously with buffer insertion and wire sizing, taking into account wire and buffer obstacles, such that the interconn...
متن کاملOn High-Speed VLSI Interconnects: Analysis and Design
We survey our recent work in the analysis and design of interconnect topologies for high-speed VLSI. Results include: a new, fast distributed RLC analysis method based on a two-pole approximation; an A-tree formulation for performance-driven interconnect; an optimal wiresizing algorithm; and new critical-path dependent routing tree algorithms.
متن کامل